

# High Speed Digitizers

EVLA Advisory Committee Meeting

March 19-20, 2009



Steven Durand & Mike Revnell

Atacama Large Millimeter/submillimeter Array  
Expanded Very Large Array  
Robert C. Byrd Green Bank Telescope  
Very Long Baseline Array



## High Speed Digitizer Description


- 8 GHz Bandwidth per polarization
  - Consists of eight digitizers, each with a bandwidth of 2 GHz
  - Operates in second Nyquist Zone (2-4 GHz)
  - Sample clock rate of 4,096 MHz
  - 3-bit output each
- 2 GHz Bandwidth per polarization
  - Consists of four digitizers each with a bandwidth of 1 GHz
  - Operates in second Nyquist zone (1-2 GHz)
  - Sample clock rate 2,048 MHz
  - 8-bit output each

# Teledyne RAD004

- Teledyne purchased Rockwell Scientific including digitizer division
- Teledyne RAD004
  - 6-bit Digitizer
    - Bits 0 1 2 3 4 5
  - Analog input bandwidth 12 GHz
  - 0.5 Vpp full scale



# 3-Bit Digitizer Board



4.096 GHz clock input

Fan out buffer

# 100% Performance testing by Teledyne at Wright Patterson Air Force Base

Dire. C:\RAD004-QP\NRAO    Device's Name RAD004-QP    Note 8518-0818    No. 5     Dec Data

-25 V output    PRN    VSET (V) 1 -2.00    ISET (mA) 100    LA 7    LA SEL AT81250     Clear LA-Data

+25 V output    VCC    VSET (V) 2 5.00    ISET (mA) 100    n (L=2^n L) 14    n (2^n=X\_Scale Max.) 9

+6 V output    |VEE|    VSET (V) 3 5.30    ISET (mA) 1550    f\_CLK(MHz) 4090    A\_CLK(dBm) 0     dBFS

DC SUPPLY 6    f\_CLK SG 14    HP 8665B    f\_IN SG 29    HP 8665B    f\_1 Skirt # 19    f\_2,3.. Skirt # 19

Specifications	<input checked="" type="checkbox"/>				
Power	<b>8.3</b>				
f_Signal	<b>60</b>	1060	2060	3060	4060
A_Signal	<b>4.69</b>	6.19	6	6.6	6.4
SFDR	<b>0</b>	0	0	0	0
SNR	<b>0</b>	0	0	0	0
THD	<b>0</b>	0	0	0	0
GFD	<b>0.7</b>				<input checked="" type="checkbox"/> ALL ON

VCC=5.00 V  
 ICC=0.055 A  
 |VEE|=5.31 V  
 |IEE|=1.361 A  
 POWER =7.5 W

GFD **5.8**

f\_Signal Skirt (Hz) **9.5M**  
 f\_2,3.. Skirt (Hz) **9.5M**


f_Signal	59.9	1061.6	2027.3	1028.6	29.0
A_Signal	-2.6	-2.8	-5.1	-8.4	-7.6
f_Spur	120.1	1966.6	1410.6	610.9	58.2
A_Spur	-30.6	-32.3	-38.6	-39.6	-42.3
SFDR1	<b>27.9</b>	<b>29.5</b>	<b>33.5</b>	<b>31.2</b>	<b>34.7</b>
SFDR2	27.9	29.5	40.6	39.2	34.7
SFDR3	35.7	41.1	34.2	37.3	39.5
SNDR	25.2	24.3	24.0	20.8	24.2
SNR	<b>29.3</b>	<b>26.0</b>	<b>24.6</b>	<b>21.0</b>	<b>24.8</b>
THD	<b>-27.3</b>	<b>-29.2</b>	<b>-33.3</b>	<b>-35.1</b>	<b>-33.5</b>
ENOB	3.9	3.8	3.7	3.2	3.7

Wednesday, June 25, 2008 12:24 PM     Run 1f     Clearing Displays...

ParBERT Setting NRAO\_AFRL\_4p09G    Suggested Delay (ps) 48    Run Port Sweep Delay     Truncate to 4MSBs|Pad 0s


# Preproduction Board Laboratory tests

- Spur Free Dynamic Range (SFDR) of ~18dB indicates a successful implementation
- 2048 point FFT
- Data collected in Deformatter board FPGA




## 3-Bit Digitizer Heat Dissipation

- 4 GHz clock rate power dissipation  $\sim 7.5$  W out the back
- Board layout optimized for high speed data performance
- Forced air ventilation and heat sinks provide the cooling
- Temperature sensors will be installed on each heat sink



Lab bench test indicate the heat sinks provide adequate cooling. Chip case temperature is under 40 C

Module is designed dissipate 200 W ... present ~80 W



## Development History


- Original design (2006) constructed with 2001 date code de-multiplexers
- Prototype passed engineering laboratory tests (2006)
- Decision to proceed with Teledyne based design November 2006
- Contract to purchase Teledyne digitizers awarded in September 2007
  - Delivery of digitizers began in September 2008
- Preproduction prototype constructed September 2008 with production parts failed lab tests because of clock rise time problems
  - Problem traced to de-multiplexer chips with date code 2006 and 2008
  - Modified the design and layout to slow rise times. (Version G)
- Version G is under test
  
- Scheduled to start installation in the array June 2009
- Plan is to retrofit 18 antennas (8 digitizers each) by July 2010

## 3-bit Digitizer Summary

- Version G under test
- Installation scheduled to start June 2009
- Farm-out board assembly – install in existing DTS modules
- 75% of Teledyne digitizers are in house, remainder by April 2009
- 100% of the digitizers chips tested by manufacturer
- WIDAR verification pending (end-to-end system test)

# Questions

Plot file version 6 created 15-DEC-2008 16:47:20  
0319+415 3C84 8100.HV.2  
Freq = 1.3800 GHz, Bw = 7.999 MH Calibrated with CL # 4 and BP # 3 (BP mode 1)




Vector averaged cross-power spectrum Several baselines averaged  
Timerange: 00/08:01:23 to 00/12:46:41



Plot file version 27 created 01-DEC-2008 16:08:07

3C84 L-64.L64HI.1

Freq = 1.2760 GHz, Bw = 64.000 MH Calibrated with CL # 1 but no bandpass applied



Lower frame: Log10(Amp) Jy Top frame: Phas deg  
Scalar averaged cross-power spectrum Baseline: W48 (01) - N48 (04)  
Timerange: 00/06:40:46 to 00/06:52:23

## 6 Bit 4 GS/s Analog to Digital Converter

### Features

- ◆ 6-Bit Resolution
- ◆ Up to 4 GS/s Sampling Rate
- ◆ Integrated Dual Track and Hold
- ◆ 0.5 V<sub>pp</sub> Differential Full Scale Range
- ◆ 6 GHz Full Power Bandwidth (min)
- ◆ DNL: 0.5 LSB
- ◆ INL: 1 LSB
- ◆ ENOB: 4.5 Typical (DC to 4 GHz)
- ◆ No Missing Codes
- ◆ LVDS Compatible, Adjustable CML Output
- ◆ Grey Code Output
- ◆ Over-Range Indicator Output
- ◆ Integrated Pseudo Random Pattern Generator
- ◆ 2 Clock Cycles Latency
- ◆ 88 Pin QFP Package
- ◆ 7.5 W Power Dissipation
- ◆ 1 to 4 Demultiplexed Binary Output when Coupled with RDX004M4
- ◆ ROHS Compliant




Figure 1 - Functional Block Diagram